

- CE
- ROHS
- Xilinx
- Digilent Inc.
- Chinese ROHS
- Analog Devices

- F1 Foot
- F2 Foot
- F3 Foot
- F4 Foot





Title		Rev
Nexys A7		D.3
Circuit		
PMD, I/O		
Doc# 500-292		
Engineer EG		
Author DL		
Date 1/25/2022		
Sheet# 1 out of 11		










Copyright 2022

Terms of Use. The contents are provided "AS IS". DIGILENT DISCLAIMS ALL WARRANTIES, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. The contents could contain technical inaccuracies, typographical errors or out-of-date information. Information may be updated or changed at any time, without notice. Use of such information is therefore at your own risk. Digilent may at any time revise these Terms of Use. You are bound by such revisions and should therefore visit <https://store.digilentinc.com/terms-of-use/> to review the current Terms of Use.

Limitation of Liability. DIGILENT WILL NOT BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, COVER, ECONOMIC, OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE CONTENTS EVEN IF DIGILENT IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.











For more information on the parts used in this design, please refer to:

- <http://www.analog.com/ad8592> (CMOS Single Supply RRIO Dual Op Amp with ±250 mA Output Current and Shutdown Mode)
- <http://www.analog.com/ad8515> (1.8 V Low Power CMOS Rail-to-Rail Input/Output Operational Amplifier)
- <http://www.analog.com/adxl362> (Micropower, 3-Axis, ±2 g/±4 g/±8 g Digital Output MEMS Accelerometer)
- <http://www.analog.com/adt7420> (±0.25°C Accurate, 16-Bit Digital I2C Temperature Sensor)

Title		Rev	
Nexys A7		D.3	
Circuit			
ETH, TMP, ACL, AUDIO			
Doc# 500-292			
Engineer EG			
Author DL			
Date 1/25/2022			
Sheet# 3 out of 11			
<b style="font-size: 24pt; font-weight: bold;">DIGILENT			Copyright 2022





Title		Rev
Nexys A7		D.3
Circuit		
ETHERNET		
Doc#	500-292	
Engineer	EG	
Author	DL	
Date	1/25/2022	
Sheet#	5 out of 11	



Copyright 2022

1

2

3

4

A

A

B

B

C

C

D

D

This page intentionally left blank.

Title		Rev	
Nexys A7		D.3	
Circuit			
USB PROG/UART			
Doc# 500-292			
Engineer EG			
Author DL			
Date 1/25/2022			
Sheet# 6 out of 11			



Copyright 2022


1

2


3

4


For the -50T variant: IC8=XC7A50T-1CSG324I




XC7A100T-1CSG324C




XC7A100T-1CSG324C








XC7A100T-1CSG324C



XC7A100T-1CSG324C



XC7A100T-1CSG324C



Title Nexys A7		Rev D.3
Circuit	FPGA BANKS	
Doc#	500-292	
Engineer	EG	
Author	DL	
Date	1/25/2022	
Sheet#	7 out of 11	
Copyright 2022		

A

B

C


D

A







B

C

D




Due to supply chain constraints, S25FL127SABMFx00x or S25FL128SAGMFx00x may be loaded for IC11. Please see the Nexys A7 Reference Manual for information about the differences between these Quad-SPI Flash Memories and how to identify which memory is installed on your board.



For more information on the parts used in this design, please refer to:
<http://www.analog.com/adr127> (Precision, Micropower LDO Voltage References in TSOT)


Title		Rev	
Nexys A7		D.3	
Circuit			
CONFIG, SPIFLASH			
Doc# 500-292			
Engineer EG			
Author DL			
Date 1/25/2022			
Sheet# 8 out of 11			

Copyright 2022



Title		Nexys A7		Rev		D.3	
Circuit		DDR2 Memory		Doc#		500-292	
		Engineer		Author		DL	
		Date		Sheet#		9 out of 11	
				Copyright		2022	










Title		Rev
Nexys A7		D.3
Circuit		
FPGA POWER		
Doc#	500-292	
Engineer	EG	
Author	DL	
Date	1/25/2022	
Sheet#	10 out of 11	



Copyright 2022



For more information on the parts used in this design, please refer to:

- <http://www.analog.com/adp2118> (3 A, 1.2 MHz/600 kHz High Efficiency Synchronous Step-Down DC-to-DC Regulator)
- <http://www.analog.com/adm1086> (Voltage Sequencer with Active High, Push-Pull Enable Output)
- <http://www.analog.com/adp2138> (Compact, 800 mA, 3 MHz, Step-Down DC-to-DC Converter)
- <http://www.analog.com/adp121> (CMOS Linear Regulator, 150 mA, Low Quiescent Current)

Title		Rev
Nexys A7		D.3
Circuit		
POWER		
Doc#	500-292	
Engineer	EG	
Author	DL	
Date	1/25/2022	
Sheet#	11 out of 11	



Copyright 2022