


Title		Rev
Cmod A7		B.1
Circuit		Copyright 2015
GENERAL IO		
Doc#	500-328	
Engineer	MTA	
Author	GMA	
Date	2/9/2016	
Sheet#	1 out of 7	






Title		Cmod A7		Rev		B.1	
Circuit		CONFIG, SPI FLASH		Doc#		500-328	
Engineer		MTA		Date		2/9/2016	
Author		GMA		Sheet#		2 out of 7	
Date		2/9/2016		Sheet#		2 out of 7	



IC2A


BANK 14



XC7A15T-1CPG236C

IC2B


BANK 16



XC7A15T-1CPG236C

IC2C


BANK 34




XC7A15T-1CPG236C

IC2D




BANK 35



XC7A15T-1CPG236C




Title Cmod A7		Rev B.1
Circuit FPGA BANKS		Copyright 2015
Doc#	500-328	
Engineer	MTA	
Author	GMA	
Date	2/9/2016	
Sheet#	3 out of 7	




Title		Cmod A7		Rev		B.1	
Circuit		FPGA POWER		Copyright		2015	
Doc#		500-328					
Engineer		MTA					
Author		GMA					
Date		2/9/2016					
Sheet#		4 out of 7					

This page intentionally left blank.



Title		Cmod A7		Rev		B.1	
Circuit		MEMORY		Copyright		2015	
Doc#		500-328					
Engineer		MTA					
Author		GMA					
Date		2/9/2016					
Sheet#		6 out of 7					

Note: VU must be between 4.5 and 5.5V for safe operation.



Title		Cmod A7		Rev		B.1	
Circuit		POWER		Copyright		2015	
Doc#		500-328					
Engineer		MTA					
Author		GMA					
Date		2/9/2016					
Sheet#		7 out of 7					