This Repository holds Xilinx Memory Interface Generator (MIG) settings for Digilent boards. These settings can be imported directly in the MIG IP Core in Vivado.
Digilent/digilent-mig
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
master
Could not load branches
Nothing to show
Could not load tags
Nothing to show
{{ refName }}default
Code
-
Clone
Use Git or checkout with SVN using the web URL.
Work fast with our official CLI.Learn more.
- Open with GitHub Desktop
- Download ZIP
Launching GitHub Desktop
If nothing happens,download GitHub Desktopand try again.
Launching GitHub Desktop
If nothing happens,download GitHub Desktopand try again.
Launching Xcode
If nothing happens,download Xcodeand try again.
Launching Visual Studio Code
Your codespace will open once ready.
有一个问题你的c做准备odespace, please try again.